发明名称 |
Methods to integrate SONOS into CMOS flow |
摘要 |
Methods of forming memory cells including non-volatile memory (NVM) and MOS transistors are described. In one embodiment the method includes: depositing and patterning a gate layer over a dielectric stack on a substrate to form a gate of a NVM transistor, the dielectric stack including a tunneling layer overlying a surface of the substrate, a charge-trapping layer overlying the tunneling layer and a blocking layer overlying the charge-trapping layer; forming a mask exposing source and drain (S/D) regions of the NVM transistor; etching the dielectric stack through the mask to thin the dielectric stack by removing the blocking layer and at least a first portion of the charge-trapping layer in S/D regions of the NVM transistor; and implanting dopants into S/D regions of the NVM transistor through the thinned dielectric stack to form a lightly-doped drain adjacent to the gate of the NVM transistor. |
申请公布号 |
US8916432(B1) |
申请公布日期 |
2014.12.23 |
申请号 |
US201414305137 |
申请日期 |
2014.06.16 |
申请人 |
Cypress Semiconductor Corporation |
发明人 |
Ramkumar Krishnaswamy;Prabhakar Venkatraman |
分类号 |
H01L21/8239;H01L27/115;H01L29/66;H01L21/28;H01L29/792 |
主分类号 |
H01L21/8239 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method comprising:
depositing and patterning a gate layer over a dielectric stack on a substrate to form a gate of a non-volatile memory (NVM) transistor, the dielectric stack including a tunneling layer overlying a surface of the substrate, a charge-trapping layer overlying the tunneling layer and a blocking layer overlying the charge-trapping layer; forming a mask exposing source and drain (S/D) regions of the NVM transistor; etching the dielectric stack through the mask to thin the dielectric stack by removing the blocking layer and at least a first portion of the charge-trapping layer in S/D regions of the NVM transistor; and implanting dopants into S/D regions of the NVM transistor through the thinned dielectric stack to form a lightly-doped drain (LDD) adjacent to the gate of the NVM transistor. |
地址 |
San Jose CA US |