发明名称 MULTILAYER CIRCUIT BOARD, INSULATING SHEET, AND SEMICONDUCTOR PACKAGE USING MULTILAYER CIRCUIT BOARD
摘要 <p>SEMICONDUCTOR CHIP MOUNTING YIELD AND SEMICONDUCTOR PACKAGE RELIABILITY DETERIORATE DUE TO WARPAGE OF A MULTILAYER CIRCUIT BOARD. A MULTILAYER CIRCUIT BOARD (1) USING AN INTERLAYER INSULATING LAYER (6) CAN SUPPRESS WARPAGE OF THE ENTIRE MULTILAYER CIRCUIT BOARD (1) BY MAKING THE INTERLAYER INSULATING LAYER (6) SERVE AS A BUFFER MATERIAL. IN THE MULTILAYER CIRCUIT BOARD (1) USING THE INTERLAYER INSULATING LAYER (6), CONDUCTOR CIRCUIT LAYERS (11) AND INTERLAYER INSULATING LAYERS (6) ARE ALTERNATELY ARRANGED. THE INTERLAYER INSULATING LAYER (6) TO BE USED IN THE MULTILAYER CIRCUIT BOARD (1) INCLUDES A FIRST INSULATING LAYER AND A SECOND INSULATING LAYER HAVING AN ELASTIC MODULUS HIGHER THAN THAT OF THE FIRST INSULATING LAYER. (FIG.2)</p>
申请公布号 MY152730(A) 申请公布日期 2014.11.28
申请号 MY2010PI04229 申请日期 2009.03.25
申请人 SUMITOMO BAKELITE CO. LTD. 发明人 MARUYAMA, HIRONORI;KAWAGUCHI, HITOSHI;TANAKA HIROYUKI
分类号 H05K1/00 主分类号 H05K1/00
代理机构 代理人
主权项
地址