| 摘要 |
<p>A clock and data recovery circuit (CDR) recovers data while operating data from a serial input signal. The CDR samples the serial input signal in phases by using oversampling. The phases are generated from a reference clock which is not synchronized with the data rate of the serial input signal. At most two phases are used at a time. Therefore, the CDR reduces power consumption and provides high performance.</p> |
