Processor that executes a plurality of threads by promoting efficiency of transfer of data that is shared with the plurality of threads

摘要

Provide is a processor that can maintain a dependency relationship between a plurality of instructions and one read instruction. The processor comprises: a setting unit configured to set, when an instruction that exists at a location ensuring that writing into a memory area has been completed is executed, usage information indicating whether writing into the memory area has been completed such that the usage information indicates that writing into a memory area during execution of one thread has been completed; and a control unit configured to (i) perform execution of a read instruction to read data stored in the memory area when the usage information indicates that writing into the memory area during execution of the one thread has been completed, and (ii) suppress execution of the read instruction when the usage information indicates that writing into the memory area during execution of the one thread has not been completed.

主权项

1. A processor that executes a plurality of threads, the processor comprising:
a register configured to store, in association, an instruction address, a data address, and usage information indicating whether or not writing into a memory area has been completed; a setting unit configured to monitor a fetch address of an instruction fetch in one thread, and when the fetch address matches the instruction address stored in the register, update the usage information stored in the register with a value indicating that writing into the memory area has been completed; a control unit configured to monitor a read address for execution of a read instruction of another thread, and when the read address matches the data address stored in the register, suppress execution of the read instruction when the usage information stored in the register indicates that writing into the memory area has not been completed; and an address conversion unit configured to convert a virtual address to a physical address, the virtual address being received when the data is read, wherein when converting the virtual address, the address conversion unit determines whether or not a read address check flag of the virtual address is ON, and the control unit performs monitoring pertaining to the read instruction only when the address conversion unit has determined that the read address check flag is ON.