发明名称 CONFIGURABLE REDUCED INSTRUCTION SET CORE
摘要 A processor may be built with cores that only execute some partial set of the instructions needed to be fully backwards compliant. Thus, in some embodiments power consumption may be reduced by providing partial cores that only execute certain instructions and not other instructions. The instructions not supported may be handled in other, more energy efficient ways, so that, the overall processor, including the partial core, may be fully backwards compliant.
申请公布号 EP2798467(A1) 申请公布日期 2014.11.05
申请号 EP20110878898 申请日期 2011.12.30
申请人 INTEL CORPORATION 发明人 MAKINENI, SRIHARI;KING, STEVEN R.;FANG, ZHEN;REDKIN, ALEXANDER;IYER, RAVISHANKAR;SMIRNOV, PAVEL S.;GUSEV, DMITRY;PAVLOV, DMITRI;WU, MAY
分类号 G06F9/06;G06F1/32;G06F9/30 主分类号 G06F9/06
代理机构 代理人
主权项
地址