发明名称 SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
摘要 A semiconductor memory device includes a memory cell array layer which includes a first wiring line, a memory cell stacked on the first wiring line, and a second wiring line formed on the memory cell so as to intersect the first wiring line, wherein a step is formed in the first wiring line so that the height of an upper surface of the first wiring line in the memory cell array region where the memory cell array is formed is higher than the height in a peripheral region around the memory cell array region.
申请公布号 US2014312509(A1) 申请公布日期 2014.10.23
申请号 US201414319864 申请日期 2014.06.30
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 Osaki Tomoya;Morozumi Naohito
分类号 H01L23/538 主分类号 H01L23/538
代理机构 代理人
主权项 1. A semiconductor memory device comprising a memory cell array which includes a first wiring line, a memory cell disposed above on the first wiring line, and a second wiring line disposed on the memory cell, wherein a step is formed in the first wiring line so that a height of an upper surface of the first wiring line in a memory cell array region where the memory cell array is formed is higher than a height in a peripheral region around the memory cell array region, the first wiring line includes a main wiring line layer formed over the memory cell array region and the peripheral region, and a lower wiring line layer formed in the peripheral region on a lower surface of the main wiring line layer, a height of an upper surface of the main wiring line layer in the peripheral region is lower than a height in the memory cell array region, a dummy cell is provided on a portion of the first wiring line immediately above an end portion of the lower wiring line layer close to the memory cell array region, and the step is formed in the first wiring line so that the height of an upper surface of the first wiring line in a region from an end portion of the dummy cell toward the peripheral region is lower than the height in the memory cell array region.
地址 MINATO-KU JP