发明名称 |
Verification assistance method in particular for the design of digital circuits |
摘要 |
A verification assistance method is used for reviewing verificaÂtion data for a digital circuit design. In order to reduce the time and effort spent on the verification, the verification assistance method stores user operation information (SB4) and recommends a user operation based on said user operaÂtion information (SB1). In particular the user operation information relates to a position of a user operation in a previous sequence of user operations and the recommended user operation may correspond to an operation in the previous sequence. |
申请公布号 |
GB2512888(A) |
申请公布日期 |
2014.10.15 |
申请号 |
GB20130006497 |
申请日期 |
2013.04.10 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
JUERGEN RUF;CARSTEN GREINER;GERRIT KOCH;KEN WERNER |
分类号 |
G06F17/50;G06F11/36 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|