发明名称 Method of fabricating a capacitive environment sensor
摘要 A method for fabrication of capacitive environment sensors is provided in which the sensor elements are integrated in a CMOS structure with electronics through the use of complementary metal oxide semiconductor (CMOS) fabrication methods. Also provided are environment sensors fabricated, for example, by the method, and a measurement system using the environment sensors fabricated by the method. The described method includes etching away one of the metal layers in a CMOS chip to create a cavity. This cavity is then filled with an environment-sensitive dielectric material to form a sensing capacitor between plates formed by the metal adhesion layers or an array of contacts from other metal layers of the CMOS structure. This approach provides improved sensing capabilities in a system that is easily manufactured.
申请公布号 US8852983(B1) 申请公布日期 2014.10.07
申请号 US201313896818 申请日期 2013.05.17
申请人 Carnegie Mellon University 发明人 Fedder Gary Keith;Lazarus Nathan Scott
分类号 H01L21/00 主分类号 H01L21/00
代理机构 The Webb Law Firm 代理人 The Webb Law Firm
主权项 1. A method of fabricating a capacitive environment sensor integrated into a complementary metal oxide semiconductor (CMOS) comprising: selectively etching a CMOS dielectric of a CMOS stack having an exterior surface, the CMOS stack comprising, in order of decreasing distance from the exterior surface, a first metal layer, a second metal layer and a third metal layer comprising a plurality of first gaps, wherein the CMOS dielectric is disposed between the first, second and third metal layers and within the plurality of first gaps in the third metal layer, and the first and third metal layers are electrically connected to the second metal layer by metal vias, the selective etching of the CMOS dielectric of the CMOS stack producing one or more passages extending from the exterior surface of the CMOS dielectric of the CMOS stack to the second metal layer, through the plurality of first gaps in the third metal layer; and remove the second metal layer, thereby forming a second gap between metal vias electrically connected to the first metal layer and the metal vias electrically connected to the third metal layer.
地址 Pittsburgh PA US
您可能感兴趣的专利