发明名称 |
INTEGRATED CIRCUIT WITH REDUCED POWER CONSUMPTION IN A TEST MODE, AND RELATED METHODS |
摘要 |
An integrated circuit includes an N number of functional logic blocks, with N being greater than or equal to two, and clock staggering test circuitry. When the clock staggering test circuitry is in a shift mode, N staggered shift clock signals are generated for respective ones of the N functional logic blocks. Each of the N staggered shift clock signals has a frequency equal to a frequency of an external test clock signal divided by M, where M is greater than or equal to N. The peak power of the integrated circuit is reduced during the shift mode as a result of the staggered shift clock signals. |
申请公布号 |
US2014292385(A1) |
申请公布日期 |
2014.10.02 |
申请号 |
US201313853247 |
申请日期 |
2013.03.29 |
申请人 |
STMicroelectronics International N.V. |
发明人 |
BAHL SWAPNIL;Khullar Shray |
分类号 |
H03K3/012 |
主分类号 |
H03K3/012 |
代理机构 |
|
代理人 |
|
主权项 |
1. An integrated circuit comprising:
N number of functional logic blocks, with N being greater than or equal to two, and with said N number of functional logic blocks configured to receive scan-ins and generate scan-outs during testing; and clock staggering test circuitry, when in a shift mode, configured to generate N staggered shift clock signals for respective ones of said N functional logic blocks, each of the N staggered shift clock signals having a frequency equal to a frequency of an external test clock signal divided by M, where M is greater than or equal to N. |
地址 |
Amsterdam NL |