发明名称 |
TESTING DEVICE, AND TESTING METHOD |
摘要 |
<p>PROBLEM TO BE SOLVED: To reduce the length of time required for testing.SOLUTION: A testing device comprises a testing unit that tests a circuit with a test pattern and a control unit that determines a period K of clock signals for synchronizing the test pattern on the basis of the operating speed of the circuit. A testing method comprises steps of testing a circuit with a test pattern and determining the period K of clock signals for synchronizing the test pattern on the basis of the operating speed of the circuit.</p> |
申请公布号 |
JP2014185923(A) |
申请公布日期 |
2014.10.02 |
申请号 |
JP20130060593 |
申请日期 |
2013.03.22 |
申请人 |
FUJITSU SEMICONDUCTOR LTD |
发明人 |
HAYASHI TOSHIKO;SAKAI TAICHI |
分类号 |
G01R31/28;H01L21/66 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|