| 主权项 |
1. A variable resistance nonvolatile memory device which includes memory cells each having a variable resistance element, a resistance state of which reversibly changes based on an electrical signal, the variable resistance nonvolatile memory device comprising:
a substrate; bit lines in a plurality of layers which are stacked in a Z direction, and in which the bit lines extending in an X direction are aligned in a Y direction, the X and Y directions being directions orthogonal to each other on a plane parallel to a main surface of the substrate, the Z direction being a direction in which the layers are stacked above the main surface of the substrate; word lines in a plurality of layers which are stacked in the Z direction and formed at intervals between the layers of the bit lines, and in which the word lines extending in the Y direction are aligned in the X direction; a memory cell array having the memory cells formed at crosspoints of the bit lines in the layers and the word lines in the layers and interposed between the bit lines and the word lines, the memory cell array including a plurality of basic array planes aligned in the Y direction and each having memory cells which are included in the memory cells and are interposed between, among the bit lines in the layers, bit lines in the layers at a same position in the Y direction and the word lines crossing the bit lines at the same position; global bit lines provided in one-to-one correspondence with the basic array planes; sets provided in one-to-one correspondence with the basic array planes, and each including a first selection switch element and a second selection switch element; and a control unit configured to control an order of accessing the memory cells, wherein each of the basic array planes further includes a first via group interconnecting even-layer bit lines among the bit lines in the basic array plane, and a second via group interconnecting odd-layer bit lines among the bit lines in the basic array plane, for each of the basic array planes, the first via group in the basic array plane is connected to the global bit line corresponding to the basic array plane via one of the first selection switch element and the second selection switch element which are included in the set corresponding to the basic array plane, and the second via group in the basic array plane is connected to the corresponding global bit line via the other of the first selection switch element and the second selection switch element which are included in the corresponding set, when one of the basic array planes is a first basic array plane, and a different one of the basic array planes is a second basic array plane, the different one being adjacent to the first basic array plane in the Y direction,
the first via group in the first basic array plane and the second via group in the second basic array plane are adjacent to each other in the Y direction, and the second via group in the first basic array plane and the first via group in the second basic array plane are adjacent to each other in the Y direction,the first via group in the first basic array plane is connected to the global bit line corresponding to the first basic array plane via the first selection switch element corresponding to the first basic array plane, and the second via group in the first basic array plane is connected to the corresponding global bit line via the second selection switch element corresponding to the first basic array plane, andthe second via group in the second basic array plane is connected to the global bit line corresponding to the second basic array plane via the first selection switch element corresponding to the second basic array plane, and the first via group in the second basic array plane is connected to the corresponding global bit line via the second selection switch element corresponding to the second basic array plane, in the sets corresponding to the basic array planes and each including the first selection switch element and the second selection switch element, electrical connection and disconnection of the first selection switch elements are controlled by a first common bit line selection signal, and electrical connection and disconnection of the second selection switch elements are controlled by a second common bit line selection signal, resistance states of the memory cells change to a first resistance state when a current flows through the memory cells in the Z direction, and change to a second resistance state different from the first resistance state when a current flows through the memory cells in a direction opposite to the Z direction, the control unit is configured to make a first access to a first memory cell connected to a first word line and a first bit line in the first basic array plane, and subsequently to the first access, select a second memory cell connected to the first word line and a second bit line in a basic array plane different from the first basic array plane and make a second access to the second memory cell, and the control unit is configured to select the second memory cell so that: a voltage applied to the first word line when the second access is made is the same as a voltage applied to the first word line when the first access is made; a voltage applied to the second bit line when the second access is made is the same as a voltage applied to the first bit line when the first access is made; and a direction in which a current flows through the first memory cell by the first access is the same as a direction in which a current flows through the second memory cell by the second access. |
