发明名称 Circuit and method for controlling multi-channel power
摘要 A circuit and a method for controlling multi-channel power are disclosed. The method includes: according to a channel selection signal in the previous clock cycle, select one channel signal from the received at least one channel signal in the previous clock cycle; according to an amplification factor control signal in the previous clock cycle, amplify the selected one channel signal to acquire a first signal; perform A/D conversion on the first signal to acquire a second signal; and according to the second signal, generate an amplification factor control signal in the next clock cycle, so that according to the amplification multiple control signal in the next clock cycle, amplify the selected one channel signal in the next clock cycle when the next clock cycle comes. The scheme can be used to detect the multi-channel optical power and its circuit implementation is simple.
申请公布号 US8842986(B2) 申请公布日期 2014.09.23
申请号 US201013257973 申请日期 2010.05.21
申请人 ZTE Corporation 发明人 Ruan Dejin
分类号 H04B10/08;H04B10/291;H03G3/30;H04J14/02;H04B10/06 主分类号 H04B10/08
代理机构 Ling and Yang Intellectual Property 代理人 Yang Stephen;Wu Ling;Ling and Yang Intellectual Property
主权项 1. A circuit for controlling multi-channel power, said circuit comprising: a single channel selection module, configured that a first input end inputs a channel selection signal in a previous clock cycle; a second input end inputs at least one channel signal in the previous clock cycle; an output end outputs one channel signal in the previous clock cycle selected from said at least one channel signal in the previous clock cycle according to the channel selection signal in the previous clock cycle; a gain module, configured that a first input end inputs an amplification factor control signal in the previous clock cycle; a second input end inputs said one channel signal selected in the previous clock cycle; and an output end outputs a first signal acquired by amplifying said one channel signal selected in the previous clock cycle according to said amplification factor control signal in the previous clock cycle; an A/D conversion module, configured that an input end inputs said first signal; an output end outputs a second signal acquired by performing A/D conversion on the first signal; and a gain control module, configured that an input end inputs said second signal; a first output end connects with the first input end of the single channel selection module and outputs the channel selection signals in the previous clock cycle and a next clock cycle, and the channel selection signal in the next clock cycle is the same as that in the previous clock cycle; a second output end connects with the first input end of said gain module, and outputs the amplification factor control signal in the previous clock cycle, as well as outputs the amplification factor control signal in the next clock cycle generated according to the second signal, wherein when said second signal is less than a first threshold, the amplification factor in the next clock cycle is greater than a second threshold, and when said second signal is greater than or equal to the first threshold, the amplification factor in the next clock cycle is less than or equal to the second threshold, so that the gain module amplifies one channel signal selected in the next clock cycle according to said amplification factor control signal in the next clock cycle.
地址 Shenzhen, Guangdong Province CN