Methods of Fabricating Integrated Structures, and Methods of Forming Vertically-Stacked Memory Cells

摘要

Some embodiments include methods of forming vertically-stacked memory cells. An opening is formed to extend partially through a stack of alternating electrically insulative levels and electrically conductive levels. A liner is formed along sidewalls of the opening, and then the stack is etched to extend the opening. The liner is at least partially consumed during the etch and forms passivation material. Three zones occur during the etch, with one of the zones being an upper zone of the opening protected by the liner, another of the zones being an intermediate zone of the opening protected by passivation material but not the liner, and another of the zones being a lower zone of the opening which is not protected by either passivation material or the liner. Cavities are formed to extend into the electrically conductive levels along sidewalls of the opening. Charge blocking dielectric and charge-storage structures are formed within the cavities.

主权项

1. A method of fabricating integrated structures, comprising:
forming an opening to extend partially through a stack of alternating first and second levels; forming a liner along sidewalls of the opening; and extending the opening into the stack utilizing etching conditions that penetrate the first and second levels and that remove substantially all of the liner.