发明名称 Integrated chip package structure using ceramic substrate and method of manufacturing the same
摘要 An integrated chip package structure and method of manufacturing the same is by adhering dies on a ceramic substrate and forming a thin-film circuit layer on top of the dies and the ceramic substrate. Wherein the thin-film circuit layer has an external circuitry, which is electrically connected to the metal pads of the dies, that extends to a region outside the active surface of the dies for fanning out the metal pads of the dies. Furthermore, a plurality of active devices and an internal circuitry is located on the active surface of the dies. Signal for the active devices are transmitted through the internal circuitry to the external circuitry and from the external circuitry through the internal circuitry back to other active devices. Moreover, the chip package structure allows multiple dies with different functions to be packaged into an integrated package and electrically connecting the dies by the external circuitry.
申请公布号 US8835221(B2) 申请公布日期 2014.09.16
申请号 US201313887093 申请日期 2013.05.03
申请人 QUALCOMM Incorporated 发明人 Lee Jin-Yaun;Lin Mou-Shiung;Huang Ching-Cheng
分类号 H01L21/44;H01L23/00;H01L23/498;H01L23/538 主分类号 H01L21/44
代理机构 Seyfarth Shaw LLP 代理人 Seyfarth Shaw LLP
主权项 1. A chip packaging method comprising: joining a die and a substrate; thinning said die; after joining said die and said substrate, forming an opening in said substrate and exposing said die; and forming a metal layer on said substrate and forming a via in said opening, said metal layer coupled to said die through said via in said substrate.
地址 San Diego CA US