发明名称 System and method for high performance image processing
摘要 The present invention provides a method and a system for high performance image signal processing of continuous images in real time. The system comprising a focal plane array for generating continuous source image frames in real time. The focal plane array divided logically into blocks of sub-frames. The system also comprising an analog to digital converter (ADC) layer having an array of ADC elements for converting the source image frames into a digital data. The system further comprising a digital processor layer having an array of processing elements for processing the digital data and an interconnecting layer for connecting each one of the ADC elements and the digital processing elements substantially vertically to the focal plane and substantially parallel to one another. The processing comprising reducing image motion blur, increasing image dynamic range, increasing image depth of field and obtaining features of the images.
申请公布号 US8830340(B2) 申请公布日期 2014.09.09
申请号 US200711852632 申请日期 2007.09.10
申请人 SRI International 发明人 Burt Peter Jeffrey;Tower John Robertson;Van der Wal Gooitzen Siemen;Ackerman David Alan
分类号 H04N5/228;H04N5/335 主分类号 H04N5/228
代理机构 Moser Taboada 代理人 Moser Taboada
主权项 1. An image signal processing system for an integrated sensor processor for capturing different portions of a single two-dimensional (2D) viewpoint, comprising: a focal plane array comprising an array of focal plane elements for generating continuous source image frames in real time of the single 2D viewpoint, said focal plane array divided logically causing each focal plane element in the array of focal plane elements to produce a block of pixels; an analog to digital converter (ADC) layer having an array of ADC elements, the array of ADC elements coupled in an element to element correspondence with the array of focal plane elements, for converting the source image frames into digital image data, wherein each of the ADC elements has an adjustable quantization step size for extending dynamic range of the sensor; a digital processor layer having an array of programmable digital processing elements for performing one or more substantially simultaneous programmable operations on the digital image data, wherein each digital processing element is assigned to one or more of the ADC elements, for integrating the digital image data to form enhanced output frames for each operation performed, wherein a sequence of the enhanced output frames has a lesser frame rate than the rate of generating the continuous source image frames, wherein each of the digital processing elements is dedicated to processing a block of pixels; and an interconnecting layer fabricated on the ADC layer for connecting each one of the ADC elements and the digital processing elements creating a physical element coupling substantially vertically to the focal plane and substantially parallel to one another.
地址 Menlo Park CA US