Multi-Core Processor System

摘要

The present invention provides a multi-core processor system, including: multiple central processor units and multiple groups of level-one hardware message queues. Each central processor unit is separately connected to a group of level-one hardware message queues and is configured to process messages in the level-one hardware message queues. Each group of level-one hardware message queues includes multiple level-one hardware message queues. Moreover, in each group of level-one hardware message queues, a level-one hardware message queue having a higher priority is scheduled preferentially, and level-one hardware message queues having the same priority are scheduled in a round-robin manner according to round robin scheduling weights. Through the multi-core processor system provided in the present invention, the efficiency and performance of the multi-core processor system are improved.

主权项

1. A multi-core processor system comprising:
multiple central processor units each of which is separately connected to a group of level-one hardware message queues configured to process messages in the level-one hardware message queues, wherein the group of level-one hardware message queues is further connected to a group of level-two hardware message queues configured to push messages to the level-one hardware message queues.