发明名称 Identification address configuration circuit and method without use of dedicated address pins
摘要 An identification address of a sensor interface device is configured in response to the order of connection of first (DXP1) and second (DXN1) package pins to electrodes of a sensor (Q0). A sensor signal processing circuit (23) has first and second inputs coupled through the first and second pins to the sensor for converting a parameter sensed by the sensor to a different representation. A current is forced through the first pin to produce either a high or low voltage on the first pin depending on the order of connection of the first and second pins to the electrodes of the sensor. A voltage on the first pin is compared with a reference voltage to produce a comparison signal which is mapped to produce the identification address.
申请公布号 US8806083(B2) 申请公布日期 2014.08.12
申请号 US200711803465 申请日期 2007.05.15
申请人 Texas Instruments Incorporated 发明人 Doorenbos Jerry L.
分类号 G06F3/00;G06F13/38 主分类号 G06F3/00
代理机构 代理人 Cooper Alan A. R.;Telecky, Jr. Frederick J.
主权项 1. An apparatus comprising: a first sensor terminal; a second sensor terminal; a switch network that is coupled to the first and second sensor terminals; a controller that is coupled to the switch network so as to control the switch network; a first current source that is coupled to the switch network; a second current source that is coupled to the switch network; processing circuit that is coupled to the switch network, wherein the processing circuitry receives a sensor measurement through the first and second sensor terminals, and wherein the processing circuit is adapted to provide a representation of the sensor measurement over an inter-integrated circuit (I2C) bus; a first comparator having a first input terminal, a second input terminal, and an output terminal, wherein the first input terminal of the first comparator is coupled to the first current source and the switch network, and wherein the second input terminal of the first comparator receives a reference voltage; mapping circuitry that is coupled to the output terminal of the first comparator and that generates a device identifying address; and a second comparator that is coupled to the mapping circuitry, wherein the second comparator indicates whether the device identifying address matches a requested address.
地址 Dallas TX US
您可能感兴趣的专利