发明名称 ENHANCED TRANSISTOR PERFORMANCE OF N-CHANNEL TRANSISTOR BY USING AN ADDITIONAL LAYER ABOVE A DUAL STRESS LINER IN A SEMICONDUCTOR DEVICE
摘要 By forming an additional dielectric material, such as silicon nitride, after patterning dielectric liners of different intrinsic stress, a significant increase of performance of N-channel transistors may be obtained while substantially not contributing to a performance loss of the P-channel transistor.
申请公布号 KR101428768(B1) 申请公布日期 2014.08.08
申请号 KR20097027383 申请日期 2008.05.28
申请人 发明人
分类号 H01L21/8238 主分类号 H01L21/8238
代理机构 代理人
主权项
地址