发明名称 MULTIPROCESSOR SYSTEM, CONTROL PROGRAM, AND CONTROL METHOD
摘要 <p>PROBLEM TO BE SOLVED: To effectively utilize the region of a cache.SOLUTION: When an OS 191 assigns a thread 2 to a CPU 102, the OS 191 updates, to the CPU 102, the identification information of an assigning destination CPU in the item of the identification information of the assigning destination CPU when the output data in the item of the output data is variable z and the identification information of an input destination thread in the item of the identification information of the input destination thread is the thread 2. The OS 191 updates, to the CPU 102, the identification information of an assigning destination CPU in the item of the identification information of the assigning destination CPU when the output data in the item of the output data is variable x and the identification information of an input destination thread in the item of the identification information of the input destination thread is the thread 2. When the OS 191 detects a writing request of the variable x, the OS 191 determines the identification information of the assigning destination CPU from a table using the variable x as a search key, and stores the variable x in a distributed cache 112 of the CPU 102 on the basis of the determination result.</p>
申请公布号 JP2014142956(A) 申请公布日期 2014.08.07
申请号 JP20140059151 申请日期 2014.03.20
申请人 FUJITSU LTD 发明人 SUZUKI TAKAHISA;YAMASHITA KOICHIRO;YAMAUCHI HIROMASA;KURIHARA YASUSHI
分类号 G06F12/08;G06F9/54 主分类号 G06F12/08
代理机构 代理人
主权项
地址