| 摘要 |
A data processing apparatus 2 includes a cache memory supporting parallel data loads involving both a first address and a second address. The first address is compared with TAG values stored within a first value store 10 and the second address is compared in parallel with TAG values stored within a second value store 14. The second value store 14 contains a proper subset of the data value stored within the first value store 10. |
