Simplified dual modulus divider and method of designing a phase locked loop with first and second divider circuits

摘要

The present invention provides a synthesiser having a divide circuit implemented using only a single counter along with a decoder. This allows for a method of designing a plurality of divide circuits which each use the same single counter and each use a different decoder.