发明名称 |
Instruction issue to plural computing units from plural stream buffers based on priority in instruction order table |
摘要 |
A processor including L computing units, L being an integer of 2 or greater, the processor comprising: an instruction buffer including M×Z instruction storage areas each storing one instruction, M instruction streams being input in a state of being distinguished from each other, each of the M instruction streams including Z instructions, M and Z each being an integer of 2 or greater, M×Z being equal to or greater than L; an order information holding unit holding order information that indicates an order of the M×Z instruction storage areas; an extraction unit operable to extract instructions from the M×Z instruction storage areas; and a control unit operable to cause the extraction unit to extract L instructions in executable state from the M×Z instruction storage areas in accordance with the order indicated by the order information, and input the instructions into different ones of the L computing units. |
申请公布号 |
US8788793(B2) |
申请公布日期 |
2014.07.22 |
申请号 |
US201013320668 |
申请日期 |
2010.05.18 |
申请人 |
Panasonic Corporation |
发明人 |
Morishita Hiroyuki |
分类号 |
G06F9/30;G06F9/38 |
主分类号 |
G06F9/30 |
代理机构 |
Wenderoth, Lind & Ponack, L.L.P. |
代理人 |
Wenderoth, Lind & Ponack, L.L.P. |
主权项 |
1. A processor including L computing units, L being an integer of 2 or greater, the processor comprising:
an instruction buffer including M×Z instruction storage areas each storing one instruction, M instruction streams being input in a state of being distinguished from each other, each of the M instruction streams including Z instructions, M being an integer of 2 or greater, Z being an integer of 2 or greater, M×Z being equal to or greater than L; an order information holding unit holding M×Z pieces of order information that indicate an order of the M×Z instruction storage areas of the instruction buffer; an extraction unit operable to extract instructions from the M×Z instruction storage areas of the instruction buffer; and a control unit operable to cause the extraction unit to extract L instructions in executable state from the M×Z instruction storage areas in accordance with the order indicated by the order information held by the order information holding unit, and input the extracted L instructions into different ones of the L computing units. |
地址 |
Osaka JP |