发明名称 VERIFICATION SUPPORT DEVICE AND VERIFICATION SUPPORT METHOD
摘要 <p>PROBLEM TO BE SOLVED: To solve the problem in which many hardware description languages used for digital circuit design are languages which are different from description languages of software and in which connection relations of circuits around a flip-flop are described, so in verification of a digital circuit programmed therein, a coverage standard based upon the flip-flop in the center, namely, a coverage standard for measuring an operation coverage of the flip-flop is necessary.SOLUTION: A verification support device extracts, from a logic circuit program, conditions under which a flip-flop operates to update a state to 0, to update the state to 1, to maintain a current state, and to update the current state to an inverted value, and then measures whether those operations are activated through logic simulation.</p>
申请公布号 JP2014132403(A) 申请公布日期 2014.07.17
申请号 JP20130000412 申请日期 2013.01.07
申请人 HITACHI LTD 发明人 TAKAHASHI TOMOKAZU
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址