发明名称 |
Dynamic and idle power reduction sequence using recombinant clock and power gating |
摘要 |
Methods and apparatus for dynamic and/or idle power reduction sequence using recombinant clock and/or power gating are described. In one embodiment, at least a portion of an Integrated Input/Output (IIO) logic is to enter a lower power consumption state based on a power reduction sequence. Other embodiments are also disclosed. |
申请公布号 |
US8782456(B2) |
申请公布日期 |
2014.07.15 |
申请号 |
US201012978452 |
申请日期 |
2010.12.24 |
申请人 |
Intel Corporation |
发明人 |
Tan Sin S.;Srinivasan Srikanth T.;Radhakrishnan Sivakumar;Jourdan Stephan J.;Looi Lily Pao |
分类号 |
G06F1/32 |
主分类号 |
G06F1/32 |
代理机构 |
Caven & Aghevli LLC |
代理人 |
Caven & Aghevli LLC |
主权项 |
1. A integrated circuit device comprising:
a processor; and Integrated Input/Output (IIO) logic coupled to the processor, wherein at least a portion of the IIO logic is to enter a lower power consumption state based on a power reduction sequence, wherein the processor and the IIO logic are to each comprise sideband control logic to provide sideband communication support in lieu of removal of a physical link layer circuitry. |
地址 |
Santa Clara CA US |