发明名称 VLIW processor, instruction structure, and instruction execution method
摘要 <p>A first operation unit 130 outputs, as a first operation result CR1, an output of a first comparison operation unit 122, or an AND or OR of the output and a value already held in a register 50 according to a first control signal ctrl. A second operation unit 140 outputs, as a second operation result CR2, an output of a second comparison operation unit 124, or an AND or OR of the output and a value already held in the register 50 according to a second control signal ctr2. A third operation unit 150 outputs, as an execution result, the first operation result CR1, or an AND or OR of the first operation result CR1 and the second operation result CR2 to the register 50 according to a third control signal ctr3. The register 50 newly holds and outputs the execution result from the third operation unit 150. </p>
申请公布号 EP2600241(A3) 申请公布日期 2014.07.09
申请号 EP20120194717 申请日期 2012.11.29
申请人 RENESAS ELECTRONICS CORPORATION 发明人 KOBAYASHI, YUKI
分类号 G06F9/30;G06F9/38 主分类号 G06F9/30
代理机构 代理人
主权项
地址