System for multi-boot of a central processing unit using internal registers that direct an operating system to boot into disjoint memory spaces

摘要

A central processing unit capable of multi-boot using disjoint memory spaces. The central processing unit comprises a plurality of internal registers communicably coupled to each of a plurality of disjoint memory spaces. The internal registers may be configured to designate one or more of the memory spaces as an active memory space or a standby memory space.

主权项

1. A central processing unit comprising:
first internal registers configured for use in executing machine instructions; second internal registers communicably coupled to a plurality of disjoint memory space wherein the second internal registers are configured to designate one or more of the memory spaces as an active memory space and to designate one or more of the memory spaces as a standby memory space, and to switch designation of the one or more active memory spaces to standby while switching designations of the one or more standby memory space to active,
wherein the respective switch in designations between the memory spaces triggers clearing of the first internal registers and loading of machine instructions into the first internal registers from the one or more of the memory space being redesignated as the active memory space, the clearing and loading occurring before the first internal registers access the memory space redesignated to active,wherein the second internal registers are further configured to direct an operating system to boot into the inactive memory space during processor idle time with respect to the active memory space.