发明名称 GEOMETRICS FOR IMPROVING PERFORMANCE OF CONNECTOR FOOTPRINTS
摘要 In accordance with the various embodiments disclosed herein, an improved electrical connector footprint, such as on printed circuit boards (PCB), is described. For example, antipads can have a variety of sizes and pairs of differential signal traces can define centerlines that are spaced apart from each other.
申请公布号 US2014182891(A1) 申请公布日期 2014.07.03
申请号 US201314092039 申请日期 2013.11.27
申请人 Rengarajan Madhumitha;De Geest Jan;Smith Stephen B.;Sercu Stefaan Hendrik Jozef 发明人 Rengarajan Madhumitha;De Geest Jan;Smith Stephen B.;Sercu Stefaan Hendrik Jozef
分类号 H05K1/02 主分类号 H05K1/02
代理机构 代理人
主权项 1. A printed circuit board comprising: a first electrically conductive layer that includes a first electrically conductive region and a first antipad defined by the first electrically conductive region, the first antipad including a first dielectric region and a portion of a first electrically plated via that extends through the first dielectric region along a first direction, the first antipad having a first maximum area along a first plane that is normal to the first direction, wherein the first dielectric region is aligned with the first electrically conductive region along the first plane; a first dielectric layer disposed below the first electrically conductive layer along the first direction; a second electrically conductive layer disposed below the first dielectric layer along the first direction, the second electrically conductive layer including a second electrically conductive region and a second antipad defined by the second electrically conductive region, the second antipad having a second maximum area along a second plane that is normal to the first direction, the second maximum area less than the first maximum area; and a third electrically conductive layer disposed below the second electrically conductive layer along the first direction such that no additional electrically conductive layer is disposed between the second electrically conductive layer and the third electrically conductive layer along the first direction, the third electrically conductive layer defining a third electrically conductive region and a third antipad, the third antipad having a third maximum area along a third plane that is normal to the first direction, the third maximum area substantially equal to the second maximum area, wherein at least a portion of each of the second antipad and the third antipad is aligned with the portion of the first electrically plated via along the first direction.
地址 Camp Hill PA US
您可能感兴趣的专利