发明名称 PROCESSOR WITH MEMORY RACE RECORDER TO RECORD THREAD INTERLEAVINGS IN MULTI-THREADED SOFTWARE
摘要 A processor includes a first core to execute a first software thread, a second core to execute a second software thread, and shared memory access monitoring and recording logic. The logic includes memory access monitor logic to monitor accesses to memory by the first thread, record memory addresses of the monitored accesses, and detect data races involving the recorded memory addresses with other threads. The logic includes chunk generation logic is to generate chunks to represent committed execution of the first thread. Each of the chunks is to include a number of instructions of the first thread executed and committed and a time stamp. The chunk generation logic is to stop generation of a current chunk in response to detection of a data race by the memory access monitor logic. A chunk buffer is to temporarily store chunks until the chunks are transferred out of the processor.
申请公布号 US2014189256(A1) 申请公布日期 2014.07.03
申请号 US201213729718 申请日期 2012.12.28
申请人 KRANICH TIM;POKAM GILLES A.;GOTTSCHLICH JUSTIN E.;DANNE KLAUS;KASSA ROLF;HU SHILIANG;PEREIRA CRISTIANO L. 发明人 KRANICH TIM;POKAM GILLES A.;GOTTSCHLICH JUSTIN E.;DANNE KLAUS;KASSA ROLF;HU SHILIANG;PEREIRA CRISTIANO L.
分类号 G06F12/08 主分类号 G06F12/08
代理机构 代理人
主权项 1. A processor comprising: a first core to execute a first software thread; a second core to execute a second software thread; and a shared memory access monitoring and recording logic of the first core, the shared memory access monitoring and recording logic comprising: a memory access monitor logic to monitor accesses to memory by the first software thread, record memory addresses of the monitored accesses, and detect data races involving the recorded memory addresses with other threads; a chunk generation logic coupled with the memory access monitor logic, the chunk generation logic to generate chunks to represent committed execution of the first software thread, each of the chunks to include a number of instructions of the first software thread executed and committed and a time stamp, the chunk generation logic to stop generation of a current chunk in response to detection of a data race by the memory access monitor logic; and a chunk buffer coupled with the chunk generation logic, the chunk buffer to temporarily store chunks until the chunks are transferred out of the processor.
地址 Braunschweig DE
您可能感兴趣的专利