TRANSISTOR STRUCTURES AND METHODS FOR MAKING THE SAME

摘要

A transistor device having a deep recessed P+ junction is disclosed. The transistor device comprises a gate and a source on an upper surface of the transistor device, and includes at least one doped well region, wherein the at least one doped well region has a first conductivity type that is different from a conductivity type of a source region within the transistor device and the at least one doped well region is recessed from the upper surface of the transistor device by a depth. The deep recessed P+ junction may be a deep recessed P+ implanted junction within a source contact area. The deep recessed P+ junction may be deeper than a termination structure in the transistor device. The transistor device may be a Silicon Carbide (SiC) MOSFET device.