Cascode bias of power MOS transistors

摘要

There is disclosed a driver circuit for a power amplifier of class D type having a segmented architecture with at least one current branch (22) which can be powered down in a low power mode of operation of the circuit. The branch comprising a switch with a cascode MOS transistor, the circuit further comprises a bias circuitry (31N, 31P) adapted for dynamically generating a dynamic bias control signal (DyncascN, DyncascP) so as to cause the cascode MOS transistor of the switch to be 'Off' in the low power mode.