| 摘要 |
The present invention relates to a semiconductor memory apparatus comprising a memory bank inputting and outputting data through first and second data line pairs; and a control unit connecting the first and second data line pairs and delivering the data or cutting off the first line pair from the second line pair in response to a plurality of mat address signals. |
