| 摘要 |
An address latch circuit includes: a latch pulse signal generating unit generating a latch pulse signal including a pulse generated in synchronization with a bank access signal enabled at the time of an active operation; and an address latch unit receiving a signal of a first logic level of an address in synchronization with the latch pulse signal and driving an internal node, and latching an internal node signal and generating a latch address. |
