发明名称 HIERARCHICAL ASYMMETRIC MESH WITH VIRTUAL ROUTERS
摘要 A network-on-chip configuration includes a first plurality of cores arranged in a two-dimensional mesh; a first plurality of routers, each of the first plurality of routers associated with a corresponding local one of the first plurality of cores, each of the first plurality of routers having a plurality of directional ports configured to provide connections to other ones of the first plurality of routers; a second plurality of cores disposed around a periphery of the two-dimensional mesh arrangement; and a second plurality of routers, each of the second plurality of routers associated with a corresponding local one of the second plurality of cores, and having a directional port configured to provide a connection to a neighboring one of the first plurality of routers.
申请公布号 US2014177473(A1) 申请公布日期 2014.06.26
申请号 US201213723732 申请日期 2012.12.21
申请人 KUMAR Sailesh;NORIGE Eric;PHILIP Joji;HASSAN Mahmud;MITRA Sundari;ROWLANDS Joseph 发明人 KUMAR Sailesh;NORIGE Eric;PHILIP Joji;HASSAN Mahmud;MITRA Sundari;ROWLANDS Joseph
分类号 H04L12/24 主分类号 H04L12/24
代理机构 代理人
主权项 1. A method, comprising: for a network on chip (NOC) configuration comprising a plurality of cores interconnected by a plurality of routers in a mesh arrangement, generating a plurality of virtual routers configured to connect ones of the plurality of routers having one or more unused ports; and configuring each of the plurality of virtual routers to connect to an unused port of a router from the ones of the plurality of routers having the one or more unused ports.
地址 San Jose CA US