ADDRESS INPUT CIRCUIT OF SEMICONDUCTOR APPARATUS

摘要

The present invention includes an address latch unit which adjusts the latch timing of each of the addresses sequentially provided from outside to have different values according to an address input mode signal and a command decoding signal in order to generate a latch address; and a command decoder which decodes the commands provided from the outside to generate the command decoding signal.