发明名称 Method for manufacturing semiconductor device and semiconductor device
摘要 A manufacturing method includes forming a fin-shaped silicon layer on a silicon substrate, forming a first insulating film around the fin-shaped silicon layer, and forming a pillar-shaped silicon layer on the fin-shaped silicon layer; forming diffusion layers in an upper portion of the pillar-shaped silicon layer, an upper portion of the fin-shaped silicon layer, and a lower portion of the pillar-shaped silicon layer; forming a gate insulating film, a polysilicon gate electrode, and a polysilicon gate wiring; forming a silicide in an upper portion of the diffusion layer in the upper portion of the fin-shaped silicon layer; depositing an interlayer insulating film, exposing the polysilicon gate electrode and the polysilicon gate wiring, etching the polysilicon gate electrode and the polysilicon gate wiring, and then depositing a metal to form a metal gate electrode and a metal gate wiring; and forming a contact.
申请公布号 US8759178(B2) 申请公布日期 2014.06.24
申请号 US201213666445 申请日期 2012.11.01
申请人 Unisantis Electronics Singapore Pte. Ltd. 发明人 Masuoka Fujio;Nakamura Hiroki
分类号 H01L21/336 主分类号 H01L21/336
代理机构 Brinks Gilson & Lione 代理人 Brinks Gilson & Lione
主权项 1. A method for manufacturing a semiconductor device comprising: a first step of forming a fin-shaped silicon layer on a silicon substrate, forming a first insulating film around the fin-shaped silicon layer, and forming a pillar-shaped silicon layer on the fin-shaped silicon layer, in such a manner that a width of the pillar-shaped silicon layer is equal to a width of the fin-shaped silicon layer; a second step of, after the first step, forming diffusion layers by implanting impurities in an upper portion of the pillar-shaped silicon layer, an upper portion of the fin-shaped silicon layer, and a lower portion of the pillar-shaped silicon layer; a third step of, after the second step, forming a gate insulating film, a polysilicon gate electrode, and a polysilicon gate wiring, in a manner that the gate insulating film covers a periphery and a top of the pillar-shaped silicon layer, the polysilicon gate electrode covers the gate insulating film, and after the polysilicon gate electrode and the polysilicon gate wiring are formed, an upper surface of polysilicon gate electrode is higher than the gate insulating film on the diffusion layer formed in the upper portion of the pillar-shaped silicon layer; a fourth step of, after the third step, forming a silicide in an upper portion of the diffusion layer in the upper portion of the fin-shaped silicon layer; a fifth step of, after the fourth step, depositing an interlayer insulating film, exposing the polysilicon gate electrode and the polysilicon gate wiring, etching the polysilicon gate electrode and the polysilicon gate wiring, and then depositing a metal to form a metal gate electrode and a metal gate wiring, in such a manner that the metal gate wiring is connected to the metal gate electrode and extends on the silicon substrate in a direction perpendicular to a direction of the fin-shaped silicon layer; and a sixth step of, after the fifth step, forming a contact so as to make direct contact between the contact and the diffusion layer formed in the upper portion of the pillar-shaped silicon layer.
地址 Peninsula Plaza SG