发明名称 |
Layout of a MOS array edge with density gradient smoothing |
摘要 |
A multi-step density gradient smoothing layout style is disclosed in which a plurality of unit cells are arranged into an array with a feature density. One or more edges of the array is bordered by a first edge sub-array which has a feature density that is less than the feature density of the array. The first edge sub-array is bordered by second edge sub-array which has a feature density that is less than the feature density of the first edge sub-array, and is approaching that of the background circuitry. |
申请公布号 |
US8759163(B2) |
申请公布日期 |
2014.06.24 |
申请号 |
US201313744532 |
申请日期 |
2013.01.18 |
申请人 |
Taiwan Semiconductor Manufacturing Co., Ltd. |
发明人 |
Peng Yung-Chow;Chou Wen-Shen;Huang Jui-Cheng |
分类号 |
H01L21/82;H01L29/00;H01L29/06 |
主分类号 |
H01L21/82 |
代理机构 |
Eschweiler & Associates, LLC |
代理人 |
Eschweiler & Associates, LLC |
主权项 |
1. A method of multi-step density gradient smoothing for a semiconductor device array comprising:
arranging a plurality of unit cells into an array, wherein a respective unit cell has a feature density; arranging a plurality of first density gradient cells into a first edge sub-array outside at least part of a perimeter of the array, wherein a respective first density gradient cell has a feature density that is less than the feature density of the unit cell; and arranging a plurality of second density gradient cells into a second edge sub-array outside at least part of a perimeter of the first edge sub-array, wherein a respective second density gradient cell has a feature density that is less than the feature density of the first density gradient cell.
|
地址 |
Hsin-Chu TW |