摘要 |
Disclosed is a multi-core processor having hierarchical cache architecture. A multi-core processor may comprise a plurality of cores, a plurality of first caches independently connected to each of the plurality of cores, at least one second cache respectively connected to at least one of the plurality of first caches, a plurality of third caches respectively connected to at least one of the plurality of cores, and at least one fourth cache respectively connected to a least one of the plurality of third caches. Therefore, overhead in communications between cores may be reduced, and processing speed of application may be increased by supporting data-level parallelization. |