| 摘要 |
A multi-phase clock generation circuit comprises: a first clock buffer unit for inversely buffering a first internal clock and a second internal clock in response to an external clock to generate a third internal clock and a fourth internal clock; and a second clock buffer unit for inversely buffering the third internal clock and the fourth internal clock in response to the external clock to generate the first internal clock and the second internal clock. |
