| 摘要 |
In one embodiment, an integrated circuit (10) includes a self calibration unit (16) configured to iterate a test on a logic circuit (14) in the integrated circuit at respectively lower supply voltage magnitudes until the test fails. A lowest supply voltage magnitude at which the test passes is used to generate a requested supply voltage magnitude for the integrated circuit. |
