发明名称 DEVICE ARCHITECTURE AND METHOD FOR PRECISION ENHANCEMENT OF VERTICAL SEMICONDUCTOR DEVICES
摘要 Improvement of key electrical specifications of vertical semiconductor devices, usually found in the class of devices known as discrete semiconductors, has a direct impact on the performance achievement and power efficiency of the systems in which these devices are used. Imprecise vertical device specifications cause system builders to either screen incoming devices for their required specification targets or to design their system with lower performance or lower efficiency than desired. Disclosed is an architecture and method for achieving a desired target specification for a vertical semiconductor device. Precise trimming of threshold voltage improves targeting of both on-resistance and switching time. Precise trimming of gate resistance also improves targeting of switching time. Precise trimming of a device's effective width improves targeting of both on-resistance and current-carrying capability. Device parametrics are trimmed to improve a single device, or a parametric specification is targeted to match specifications on two or more devices.
申请公布号 US2014145240(A1) 申请公布日期 2014.05.29
申请号 US201314091315 申请日期 2013.11.26
申请人 D3 SEMICONDUCTOR LLC 发明人 HARRINGTON, III THOMAS E.
分类号 H01L21/66;H01L27/06 主分类号 H01L21/66
代理机构 代理人
主权项
地址