发明名称 IMPROVING SRAM CELL WRITABILITY
摘要 Systems and methods for detecting and improving writeability of a static random access memory (SRAM) cell. A bias voltage value corresponding to an operating condition, such as, a process, a voltage, or a temperature operation condition that indicates a cell write failure condition of an external SRAM array comprising the SRAM cell is generated. This bias voltage value is applied to word lines of SRAM cells in a model SRAM array. A first delay for a trigger signal rippled through the model SRAM array is detected and compared to a reference delay. A write assist indication is generated if the first delay is greater than or equal to the reference delay. Based on the write assist indication, a write assist is provided to the SRAM cell.
申请公布号 KR20140064955(A) 申请公布日期 2014.05.28
申请号 KR20147009672 申请日期 2012.09.12
申请人 QUALCOMM INCORPORATED 发明人 GARG MANISH;PHAN MICHAEL THAITHANH
分类号 G11C11/413;G11C11/417;G11C11/418;G11C29/02 主分类号 G11C11/413
代理机构 代理人
主权项
地址