发明名称 Data output circuit and data output method thereof
摘要 A data output circuit and a data output method thereof are provided. The data output circuit includes a delay locked loop, a duty ratio correction block, and an output unit. The delay locked loop corrects a duty ratio of a first internal clock. The delay locked loop includes a correction enable signal output unit configured to output a correction enable signal when the operation of correcting the duty ratio of the first internal clock is completed. The duty ratio correction block corrects the duty ratio of the first internal clock by using a duty ratio detection signal in response to the correction enable signal, and outputs the corrected first internal clock as an output clock. The output unit detects a duty ratio of the output clock, generates the duty ratio detection signal to the duty ratio correction block, and outputs a data strobe signal in response to the output clock.
申请公布号 US8736330(B2) 申请公布日期 2014.05.27
申请号 US201313938868 申请日期 2013.07.10
申请人 SK HYNIX INC. 发明人 CHUNG JUN-IL
分类号 H03K3/017 主分类号 H03K3/017
代理机构 代理人
主权项
地址