发明名称 Layout design for a high power, GaN-based FET having interdigitated gate, source and drain electrodes
摘要 A FET includes a first and second set of finger arrays that each include a source, gate and drain. A first source pad is electrically coupled to source electrodes in the first set of finger arrays. A second source pad is electrically coupled to the source electrodes in the second set of finger arrays. A common drain pad is electrically coupled to drain electrodes in the first and second set of finger arrays. A first gate pad is electrically coupled to gate electrodes in the first set of finger arrays. A second gate pad is electrically coupled to gate electrodes in the second set of finger arrays. A substrate is also provided on which are disposed the first and second set of finger arrays, the first and second source pads, the common drain pad, and the first and second gate pads.
申请公布号 US8729565(B2) 申请公布日期 2014.05.20
申请号 US201313965871 申请日期 2013.08.13
申请人 POWER INTEGRATIONS, INC. 发明人 LIU LINLIN;POPHRISTIC MILAN;PERES BORIS
分类号 H01L31/0256 主分类号 H01L31/0256
代理机构 代理人
主权项
地址