发明名称 |
Circuits and methods for placing programmable impedance memory elements in high impedance states |
摘要 |
A memory device can include a load circuit coupled in series with at least one memory element between two nodes and configured to enable a programming current to flow through the memory element to lower its impedance, and configured to enable an erase current to flow through the element in a direction opposite to the program current, the erase current varying in response to an erase voltage applied across the two nodes as the memory element impedance increases. |
申请公布号 |
US8730752(B1) |
申请公布日期 |
2014.05.20 |
申请号 |
US201213437906 |
申请日期 |
2012.04.02 |
申请人 |
KAMALANATHAN DEEPAK;ECHEVERRY JUAN PABLO SAENZ;GOPINATH VENKATESH P.;ADESTO TECHNOLOGIES CORPORATION |
发明人 |
KAMALANATHAN DEEPAK;ECHEVERRY JUAN PABLO SAENZ;GOPINATH VENKATESH P. |
分类号 |
G11C5/14 |
主分类号 |
G11C5/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|