发明名称 |
Providing a reset mechanism for a latch circuit |
摘要 |
In an embodiment, the present invention includes a latch circuit having a first input to receive a data signal and a second input to receive a clock signal. This latch circuit may have a first pair of transistors including a first transistor gated by the data signal and a second transistor gated by an inverted data signal and a second pair of transistors including third and fourth transistors gated by the clock signal. The first transistor may be coupled to the third transistor at a first inter-latch node and the second transistor coupled to the fourth transistor at a second inter-latch node. A reset circuit may be coupled to the latch circuit to maintain the first and second inter-latch nodes at a predetermined voltage level when the clock signal is inactive. |
申请公布号 |
US8730404(B2) |
申请公布日期 |
2014.05.20 |
申请号 |
US201213484475 |
申请日期 |
2012.05.31 |
申请人 |
DAIGLE CLAYTON;COBAN ABDULKERIM L.;SILICON LABORATORIES INC. |
发明人 |
DAIGLE CLAYTON;COBAN ABDULKERIM L. |
分类号 |
H04N5/50 |
主分类号 |
H04N5/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|