发明名称 ERROR-CORRECTING DECODER
摘要 Provided is an error-correcting decoder including: a syndrome generation unit for calculating, as a syndrome, coefficients of a residual polynomial that are obtained by dividing received data by a generator polynomial; information bit error pattern generation unit for generating all error patterns of information bits; a check bit error pattern generation unit for calculating, for each of the error patterns of the information bits, an error pattern of check bits based on the syndrome value; and an error correction unit for correcting the error pattern generated for a combination of codes having a weight of the error patterns of the information bits and the check bits smaller than a threshold value.
申请公布号 US2014136931(A1) 申请公布日期 2014.05.15
申请号 US201214129220 申请日期 2012.06.26
申请人 NAKAMURA TAKAHIKO;MATSUMOTO WATARU;MITSUBISHI ELECTRIC CORPORATION 发明人 NAKAMURA TAKAHIKO;MATSUMOTO WATARU
分类号 H03M13/05 主分类号 H03M13/05
代理机构 代理人
主权项
地址