发明名称 |
Wiring configuration of a bus system and power wires in a memory chip |
摘要 |
Devices and circuits for wiring configurations of a bus system and power supply wires in a memory chip with improved power efficiencies. The effective resistance on the power supply wires may be reduced by utilizing non-active bus wires as additional power wires connected in parallel with the other supply wires. The non-active bus wires may reduce or prevent parasitic couplings and cross-talk effects between neighboring sensitive wires, thereby improving performance of the chip. |
申请公布号 |
US8724360(B2) |
申请公布日期 |
2014.05.13 |
申请号 |
US201113327057 |
申请日期 |
2011.12.15 |
申请人 |
KUZMENKA MAKSIM;SCHEIDELER DIRK;SCHILLER KAI;MICRON TECHNOLOGY, INC. |
发明人 |
KUZMENKA MAKSIM;SCHEIDELER DIRK;SCHILLER KAI |
分类号 |
G11C5/06 |
主分类号 |
G11C5/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|