HYBRID INTERFACE TO IMPROVE SEMICONDUCTOR MEMORY BASED SSD PERFORMANCE

摘要

A system and hybrid interface for high-performance memory-based storage devices are disclosed. The hybrid interface includes a polling interface and interrupt interface that are selected by a consideration of latency and CPU usage for a particular request to the storage device.