发明名称 |
Digital signal processing circuit for generating output signal according to non-overlapping clock signals and input bit streams and related wireless communication transmitters |
摘要 |
A digital signal processing circuit includes a combining stage and an output stage. The combining stage is arranged to receive a plurality of non-overlapping clock signals having a same frequency but different phases, receive a plurality of first input bit streams, and generate a first output bit stream by combining the first input bit streams according to the non-overlapping clock signals. The output stage is arranged to generate an output according to the first output bit stream. A digital signal processing method includes: receiving a plurality of non-overlapping clock signals having a same frequency but different phases; receiving a plurality of first input bit streams; generating a first output bit stream by combining the first input bit streams according to the non-overlapping clock signals; and generating an output according to the first output bit stream. |
申请公布号 |
US8705657(B2) |
申请公布日期 |
2014.04.22 |
申请号 |
US201113159385 |
申请日期 |
2011.06.13 |
申请人 |
LAI JIE-WEI;CHEN YANG-CHUAN;MEDIATEK INC. |
发明人 |
LAI JIE-WEI;CHEN YANG-CHUAN |
分类号 |
H03C3/00 |
主分类号 |
H03C3/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|