发明名称 PASS GATE AND SEMICONDUCTOR MEMORY DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a pass gate using a TFET and having a relaxed restriction of an operation voltage.SOLUTION: A pass gate provided between a data holding portion and a bit line in an SRAM cell, includes a first tunnel transistor and a first diode connected in series between the data holding portion and the bit line, and a second tunnel transistor and a second diode connected in series between the data holding portion and the bit line and connected in parallel to the first tunnel transistor and the first diode. Gate electrodes of the first tunnel transistor and the second tunnel transistor are connected to a word line, and the first diode and the second diode have rectification reverse to each other between the data holding portion and the bit line.
申请公布号 JP2014072338(A) 申请公布日期 2014.04.21
申请号 JP20120216733 申请日期 2012.09.28
申请人 TOSHIBA CORP 发明人 SOTOZONO AKIRA
分类号 H01L27/11;G11C11/412;H01L21/8244;H01L29/786;H01L29/861;H01L29/868 主分类号 H01L27/11
代理机构 代理人
主权项
地址